4th semester

JPEG Compression

This project examined the steps involved in JPEG compression and implementation on digital hardware. The original project material includes FPGA, compression, and VHDL figures.

JPEG compression process diagram
FPGA board used in the JPEG project
VHDL UART design figure

← Back to all projects